Introduction
Due to the superior carrier mobility over Si, germanium (Ge) has received much attention and regarded as a potential channel material to accommodate the ever stringent scaling requirement for future technology nodes. Although many research groups have achieved the desirable characteristics for the Ge MOSFETs, most of their researches were conducted with the Ge substrate which renders the process expensive and incompatible with existent ULSI technology because of its inferior thermal and mechanical properties. On the other hand, a prerequisite for the eligible Ge MOSFETs is the appropriate passivation of the Ge channel to obtain the good interfacial properties which is not only critical to improve the carrier mobility but also helpful to be integrated with further high-κ(high dielectric constant) gate dielectric. The thermally unstable and hygroscopic nature of GeO 2 makes it ineligible for Ge surface passivation. GeON, a commonly used passivation layer for Ge channel [1] [2] [3] , cannot fulfill the requirement of the future gate stack because of the fundamentally poor properties of GeO x [4] . Many non-GeO x based passivation methods including AlN [5] or Hf 3 N 4 [4] deposition and SiH 4 [6] or PH 3 [5] surface treatment have been proposed to enhance the interfacial quality. Besides these methods, SiO 2 is a promising alternative to passivate the Ge channel. Without employing the low-quality and porous deposited SiO 2 , the thermal SiO 2 for the Ge MOSFETs can be realized by a Si cap layer on the Ge channel [7] . Unfortunately, it necessitates the rigorous control of this cap layer to maintain the desirable electrical characteristics [8] . To circumvent the issue, with a Si substrate, we have previously demonstrated the thermal SiON directly grown on the Ge by oxidation of the SiGe and a subsequent forming gas annealing [9] . In this work, the thermal SiON has been applied to the Ge p-MOSFETs as the gate dielectric and demonstrated the good electrical characteristic in terms of the high hole mobility and the desirable subthreshold slope. In addition, the junction leakage current has also been characterized to evaluate and the advantage of the device structure.
Experiment
The Ge p-MOSFETs were fabricated on the (100)-oriented n-type Si substrate. After the definition of the active area, the single crystalline Si 0.3 Ge 0.7 was selectively grown on the active area through solid phase epitaxy by depositing an amorphous Ge layer and subsequent thermal annealing at 900°C. The Si 0.3 Ge 0.7 was then thermally oxidized in the wet ambient at 900°C followed by a forming gas annealing at 700°C. After the forming gas annealing, the SiO 2 with 17.8 nm was grown on the concurrently formed 12-nm-thick Ge layer and was served as the gate dielectric of the Ge MOSFETs. To further enhance the dielectric constant of the thermal SiO 2 , the thermal nitridation by NH 3 and subsequent N 2 O was performed. The source/drain region was formed by boron implantation with a 450 o C annealing in N 2 ambient to activate the dopant. Finally the Ge p-MOSFETs with effective width (W)/length (L) of 5 were completed by gate/source/drain metallization and patterning of aluminum. X-ray photoelectron spectroscopy (XPS) was used to analyze the chemical bonding nature and the stoichiometry of the nitrided oxide. The electrical performance of the devices was characterized by the capacitance and current measurements. Fig. 1 presents the Si 2p and Ge 3d spectra for the nitrided oxide from the XPS measurement. Since the thermal SiO 2 on Si substrate corresponds to the Si 2p signal at 103.6 eV, the strong Si 2p signal at 102.9 eV for the nitrided oxide on Ge implies that it indeed contains large amount of nitrogen and shows the bonding structure of SiON. On the other hand, the weak and broad Ge 3d signal at 33 eV indicates that the negligible amount of GeO content in the nitrided oxide which is a very important requirement to achieve the high-quality oxide since the Ge in the oxide may degrade its reliability as well as the interfacial properties. From the capacitance-voltage measurement, the dielectric constant of the nitrided oxide is extracted to be 4.86, nearly 24.7% enhancement as compared with the as-grown oxide and is very helpful to integrate with the high-κgate dielectric. In addition, the small amount of traps in the nitrided oxide is evidenced by the good characteristics of hysteresis and frequency dispersion which may be resulted from the negligible amount of GeO in the oxide and the N 2 O annealing that will suppress the electron traps introduced by NH 3 . In fact, during the measurement of frequency dispersion the interface trap density was also extracted by the high frequency conductance method. The interface trap density is found to be less than 2.8×10 11 cm -2 eV -1 which verifies the excellent passivation capability of this process and is beneficial to enhance the channel mobility of the MOSFETs by reducing the carrier trapping and Coulomb scattering. Shown in Fig. 2 is the subthreshold characteristic of the p-MOSFET at low drain biases and a subthreshold slope of~93 mV/dec with I on /I off ratio greater than 510 4 is achieved. This good subthreshold slope is essential for high-speed operation and can be ascribed to the low interface trap density between the SiON and the Ge channel. A further improved subthreshold slope can be obtained by thinning down the relatively thicker dielectric thickness to enhance the gate control over the channel. The inset of Fig. 2 displays the hole mobility versus the effective vertical field for the fabricated Ge MOSFETs and the Si hole universal mobility is re-plotted for the comparison. The hole mobility of the fabricated Ge MOSFETs was extracted from I d (drain current)-V g (gate voltage) characteristic and the effective vertical electric field (E eff ) was calculated from the expression: E eff = (Q b +Q inv /3)ε Ge -1 , where Q b and Q inv respectively denotes the depletion and inversion charge. The peak hole mobility for the Ge MOSFETs is about 348 cm 2 /V-s which is 1.74X higher than the Si universal mobility. Not only the low interface trap density but the good Ge crystallinity in this process would account for the greatly enhanced hole mobility. Besides the high hole mobility, the junction leakage current is important as well for the Ge MOSFETs since its intrinsic lower bandgap (0.66 eV) would inevitably result in a unacceptably high junction leakage current and has long been a critical issue for the Ge MOSFETs. The junction leakage characteristic for the p+/n region is shown in Fig. 3 . The junction leakage at -1 V is about 2.3x10 -7 A/cm 2 which is significantly reduced by larger than 3 orders as compared with the devices fabricated on the Ge substrate [10] . The excellent junction leakage is believed to be resulted from the relatively thin Ge channel beneath which is the larger-bandgap Si (1.12 eV). That is, as shown in the inset of Fig. 3 , most of the source/drain junction is composed of the Si substrate and therefore the leakage current issue can be alleviated.
Results and Discussions

Conclusion
The electrical characteristics of the Ge p-MOSFETs fabricated on the Si were discussed in this work. The gate dielectric formed by the thermal SiON has shown to possess the good interface trap density without using a Si cap layer. The high hole mobility, the desirable subthreshold slope and the suppressed junction leakage demonstrate the competence to be applied to the next-generation devices.
Most importantly, the high-performance Ge MOSFETs can be implemented in a more economical way since no Ge substrate is required. Fig. 2 Subthreshold characteristics of the Ge p-MOSFET at low drain biases. Inset is the comparison of the Si hole universal mobility and the extracted Ge hole mobility. 
